-
Notifications
You must be signed in to change notification settings - Fork 1.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
fix: S-interpolator for assert, assume and printf #3103
base: dev
Are you sure you want to change the base?
fix: S-interpolator for assert, assume and printf #3103
Conversation
8114f46
to
f2d378a
Compare
@SingularityKChen rebase to master plz |
e5e2765
to
43b2860
Compare
09e9f56
to
86ae343
Compare
86ae343
to
bd46bd5
Compare
LGTM, but I'm not so familiar with printf API, @jackkoenig for review&approve. |
bd46bd5
to
8e42181
Compare
assert(!q.enq.valid, s"ID ${i} should not be used") | ||
chisel3.assert(!q.enq.valid, "ID ${i} should not be used") |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I don't think this is correct.
@@ -73,7 +73,8 @@ class TLPatternPusher(name: String, pattern: Seq[Pattern])(implicit p: Parameter | |||
} | |||
|
|||
val (plegal, pbits) = pattern.map(_.bits(edgeOut)).unzip | |||
assert (end || VecInit(plegal)(step), s"Pattern pusher ${name} tried to push an illegal request") | |||
val msg = s"Pattern pusher $name tried to push an illegal request" | |||
assert(end || Vec(plegal)(step), msg) |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
VecInit?
assert(end || Vec(plegal)(step), msg) | |
assert(end || VecInit(plegal)(step), msg) |
Related issue: chipsalliance/chisel#2751
Type of change: bug report
Impact: no functional change
Development Phase: implementation
Release Notes